



### Benefits

- High-performance reconfigurable computing engine
- Facilitates intermediate frequency (IF) processing using the highest performance FPGAs available in the industry
- Allows very high channel densities to be realized (approx. 100 narrowband down converter channels per PRO-3100)
- FPGA wrapper abstracts board-level logic to speed FPGA firmware development and maximize code portability
- Embedded controller offloads system control from the FPGA processors
- High-performance data flow paths to match processing performance
- Facilitates construction of fault tolerant, high availability systems

### Applications


- Military communications (e.g. JTRS) and military satellite communications including wireless prototyping, wireless test and measurement
- Wireless intelligence and surveillance
- Direction finding/beam forming

### Features

- 6U CompactPCI® board
- Designed to interface to the TM1-3300, TM1-3350 and PRO-3500 (Freescale™ PowerPC™ G4) boards
- Four user-programmable Xilinx® Virtex-II™ FPGAs, each supporting up to 6 million gates
- IBM 405GP PowerPC embedded controller
- Six 320 MB/s flexFabric Serial RapidIO™ links for board-to-board communications
- Supports two 640 MB/s buses via cPCI J5 connector (TM1 bus)
- 640 MB/s links connect each Virtex-II FPGA with the TM1 bus interface
- 400 MB/s links connect the Virtex-II FPGAs to each other and to the flexFabric interface
- 128 MB SDRAM per Virtex-II FPGA node
- 10/100 BaseT Ethernet via either PICMG® 2.16 packet switched backplane or front panel
- RS-232 backplane and front panel port
- 16 user-defined pins from each Virtex-II FPGA brought to front panel
- Supported by VxWorks®, TAO CORBA and Spectrum's quicComm™ software library

### Description

The PRO-3100 is a 6U CompactPCI-based FPGA processing engine designed to work with Spectrum's SDR-3000 series subsystems. It contains four user-programmable high-performance Xilinx Virtex-II FPGAs for processing of very high data rate signals, a typical requirement in the IF processing portion of a digital transceiver. A series of high-performance buses provide the exceptionally high data throughput to match the processing capabilities of the FPGAs. Finally, an embedded controller is also provided to run control software and provide seamless networking.






Figure 1. PRO-3100 architecture

## Data Flow

In order to assist you in mapping your application dataflow to the PRO-3100, the following table of data throughputs are provided:

Data Path	Throughput
TM1 bus to Virtex-II FPGAs	Each of the four links supports 640 MB/s (raw data) half-duplex, while the TM1 interface itself supports 640 MB/s full-duplex. When used with the TM1-3300 or TM1-3350, the data from all four A/Ds on the TM1-3300 or TM1-3350 can be passed to each Virtex-II which is ideal for applications that include beam forming
Virtex-II to Virtex-II links	Each link supports 400 MB/s (raw data) half-duplex
Virtex-II FPGAs to flexFabric interface	Each link supports 320 MB/s (payload data) half-duplex
flexFabric interface to flexFabric backplane	Each of the 6 links support 320 MB/s (payload data) full-duplex, where the total amount of data that may be moved over this interface may not exceed 640 MB/s (payload data) full-duplex, at any given time
Virtex-II FPGAs to embedded controller	At any given time, 10 MB/s transfers (raw data) are possible between any one FPGA and the embedded controller
Virtex-II FPGAs to SDRAM	Aggregate read/write speed (continuous) is 780 MB/s Aggregate read/write speed (interleaved) is 484.6 MB/s
Embedded controller to Ethernet	The 10/100 BaseT Ethernet connection supports control, debug, and low rate data transport

Note that in certain applications, it may be possible to implement all signal processing on the PRO-3100, in which case the lower speed payload data can be moved on/off the PRO-3100 via the Ethernet or cPCI interface.

## Virtex-II FPGAs

### [ FPGA Cores ]

Any Virtex-II compatible core can be used on the PRO-3100. In order to accelerate FPGA development, high-quality cores can be obtained via a variety of means. The Xilinx IP center contains a wide range of free cores including digital upconverters, downconverters, FFTs and filters. The Xilinx AllianceCORE program is a cooperative effort between Xilinx and independent third-party core developers, resulting in a broad selection of industry-standard solutions. RF Engines Ltd. ([www.rfel.com](http://www.rfel.com)) provides individual IP cores and integrated turn-key designs for digital RF signal processing that are highly optimized in terms of speed, power and size compared to cores available from the major FPGA vendors. These include pipelined FFT, tunable PFT, half-band filters, FIR filters, windowing functions and CORDICS. Spectrum can integrate these off-the-shelf cores into your system. Contact Spectrum Sales for more information.

Spectrum's Application Engineering Services (AES) organization routinely develops custom IP cores for clients when these are otherwise unavailable. For more information on custom cores, please contact Spectrum Sales.

### [ FPGA Wrappers ]

The user-programmable Virtex-II FPGAs are supplied with a level of programming which abstracts the user from board-level glue logic. This is called the FPGA wrapper. The specific functionality contained in the wrapper, and therefore abstracted from the user, includes:

- Control of the TM1 bus
- Control of the SDRAM (i.e. it appears as a simple memory mapped interface)
- Control of the inter-FPGA bus links
- Control for the flexFabric connection
- Control of the embedded controller connection

Verilog source is supplied with the wrapper, allowing the firmware programmer to make customizations if required.

### [ FPGA User-defined Pins ]

Sixteen user-defined pins from each Virtex-II are brought to the front panel of the PRO-3100. These can be used for any user-defined function.

### [ FPGA Debug ]

Debugging of the Virtex-II FPGAs is supported via a JTAG port on the front panel.

### [ FPGA SDRAM ]

Each of the four user-programmable Virtex-II FPGAs has 128 MB<sup>1</sup> DDR-SDRAM, with SDRAM control abstracted via the wrapper interface. The data bandwidth between FPGAs and SDRAM is 400 MB/s.

## 405GP Embedded Controller

The PRO-3100 contains a user-programmable embedded PowerPC 405GP controller to offload system control from the FPGA processors, which can then be dedicated to signal processing. It also provides a seamless network interface.

## Interfaces

### [ flexFabric ]

The PRO-3100 has six *flexFabric* (Serial RapidIO) links. This means that up to six 320 MB/s full-duplex packet switched data paths are supported between the PRO-3100 and other PRO-3100 or PRO-3500 boards in the system. In fault tolerant applications, this feature can be used to provide redundancy by allowing the PRO-3100 to communicate with multiple PRO-3500s, where one or more are redundant.

### [ Ethernet ]

The 10/100 BaseT Ethernet port of the 405GP embedded controller is brought out to both the front panel as well as the PICMG 2.16 compliant connection on the cPCI backplane.

## Software

Please see the SDR-3000 series datasheet for a full software description.

<sup>1</sup> Future versions will support 256 MB and 512 MB of DDR-SDRAM per Virtex-II. Please contact your Spectrum Sales Representative for more details.

## Specifications

[ general ]	Form Factor	6U CompactPCI bus card
	Processors	IBM PowerPC 405GP embedded controller with 32 MB flash, 64 MB SDRAM Four Xilinx Virtex-II FPGA nodes with 128 MB DDR-SDRAM per node
[ buses ]	Host Board	CompactPCI bus: 32-bit /66 MHz All Virtex-II processors are attached to their two nearest neighbours. For performance see below
[ external interfaces ]	<i>flexFabric</i> Ethernet	Six 320 MB/s <i>flexFabric</i> Serial RapidIO links (to cPCI backplane) 10/100 BaseT Ethernet supported via either: PICMG 2.16 packet switched backplane or front panel
	Serial Port	RS-232 port of embedded controller is routed to the front panel, 9 pin DSUB
	User-defined I/O	Sixteen user-defined pins from each Virtex-II FPGA routed to front panel
[ performance ]	Peak Data Transfer Rates	Between TM1 interface and each Virtex-II FPGA 640 MB/s Between Virtex-II FPGA processors 400 MB/s Virtex-II FPGA to SDRAM 780 MB/s (continuous) 484.6 MB/s (interleaved) From PRO-3100 to other boards via <i>flexFabric</i> 320 MB/s per link Virtex-II FPGA to embedded controller 10 MB/s
[ software ]		Please refer to the SDR-3000 datasheet
[ electrical ]	Power	+3.3V Supply Voltage: 21A (70W) +5.0V Supply Voltage: 1.5A (quiescent 7.5W) Total current consumption available for user cores (PRO-3100-xc2v6000) is 8.5A (42.5W)
[ mechanical ]	Size	160 mm (height) x 233 mm (length)
[ environmental ]	Temperature RoHS	Operating temperature range of 0 to 45 °C, forced air cooling of 600 LFM 0 of 6 compliant For other RoHS options, please contact Spectrum Sales
[ quality ]	MTBF	228,022 hours
[ ordering information ]	600-00422	PRO-3100-XC2V6000
	600-00438	PRO-3100-XC2V3000
[ additional options ]	600-00443	PRO-3500 Dual 4710
	600-00429	TM1-3350 2ADC/2DAC
	600-00424	TM1-3300 4ADC/4DAC
[ custom configurations ]		For custom configuration options, please contact Spectrum Sales.
[ future options ]	Processors	Future options may be implemented at the discretion of Vecima Networks Inc. or its subsidiaries based on market demand.** 256 MB DDR-SDRAM per Virtex-II FPGA node 512 MB DDR-SDRAM per Virtex-II FPGA node